

# 8-channel I<sup>2</sup>C-bus switch with reset

Rev. 02 — 25 September 2006

**Product data sheet** 

# 1. General description

The PCA9548A is an octal bidirectional translating switch controlled via the I<sup>2</sup>C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Any individual SCx/SDx channel or combination of channels can be selected, determined by the contents of the programmable control register.

An active LOW reset input allows the PCA9548A to recover from a situation where one of the downstream  $I^2C$ -buses is stuck in a LOW state. Pulling the  $\overline{RESET}$  pin LOW resets the  $I^2C$ -bus state machine and causes all the channels to be deselected as does the internal Power-on reset function.

The pass gates of the switches are constructed such that the  $V_{DD}$  pin can be used to limit the maximum high voltage which will be passed by the PCA9548A. This allows the use of different bus voltages on each pair, so that 1.8 V or 2.5 V or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

### 2. Features

- 1-of-8 bidirectional translating switches
- I<sup>2</sup>C-bus interface logic; compatible with SMBus standards
- Active LOW reset input
- 3 address pins allowing up to 8 devices on the I<sup>2</sup>C-bus
- Channel selection via I<sup>2</sup>C-bus, in any combination
- Power-up with all switch channels deselected
- Low Ron switches
- Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant inputs
- 0 Hz to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
- Three packages offered: SO24, TSSOP24, and HVQFN24



8-channel I<sup>2</sup>C-bus switch with reset

# 3. Ordering information

Table 1. Ordering information

Type number	Package	Package								
	Name	Description	Version							
PCA9548ABS	HVQFN24	plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body $4\times4\times0.85$ mm	SOT616-1							
PCA9548AD	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1							
PCA9548APW	TSSOP24	plastic thin shrink small outline package; 24 leads; body width 4.4 mm	SOT355-1							


# 3.1 Ordering options

Table 2. Ordering options

Type number	Topside mark	Temperature range
PCA9548ABS	548A	–40 °C to +85 °C
PCA9548AD	PCA9548AD	–40 °C to +85 °C
PCA9548APW	PCA9548A	–40 °C to +85 °C

8-channel I<sup>2</sup>C-bus switch with reset


# 4. Block diagram



8-channel I<sup>2</sup>C-bus switch with reset

# 5. Pinning information

# 5.1 Pinning



### 8-channel I<sup>2</sup>C-bus switch with reset

# 5.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
,	SO, TSSOP	HVQFN	
A0	1	22	address input 0
A1	2	23	address input 1
RESET	3	24	active LOW reset input
SD0	4	1	serial data 0
SC0	5	2	serial clock 0
SD1	6	3	serial data 1
SC1	7	4	serial clock 1
SD2	8	5	serial data 2
SC2	9	6	serial clock 2
SD3	10	7	serial data 3
SC3	11	8	serial clock 3
$V_{SS}$	12	9 <u>[1]</u>	supply ground
SD4	13	10	serial data 4
SC4	14	11	serial clock 4
SD5	15	12	serial data 5
SC5	16	13	serial clock 5
SD6	17	14	serial data 6
SC6	18	15	serial clock 6
SD7	19	16	serial data 7
SC7	20	17	serial clock 7
A2	21	18	address input 2
SCL	22	19	serial clock line
SDA	23	20	serial data line
$V_{DD}$	24	21	supply voltage

<sup>[1]</sup> HVQFN package die supply ground is connected to both the V<sub>SS</sub> pin and the exposed center pad. The V<sub>SS</sub> pin must be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board-level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad on the board, and for proper heat conduction through the board thermal vias need to be incorporated in the PCB in the thermal pad region.


8-channel I<sup>2</sup>C-bus switch with reset

# 6. Functional description

Refer to Figure 1 "Block diagram of PCA9548A".

#### 6.1 Device address


Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9548A is shown in <a href="Figure 5">Figure 5</a>. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.



The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.

### 6.2 Control register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9548A, which will be stored in the control register. If multiple bytes are received by the PCA9548A, it will save the last byte received. This register can be written and read via the I<sup>2</sup>C-bus.



8-channel I<sup>2</sup>C-bus switch with reset

#### 6.2.1 Control register definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9548A has been addressed. The 2 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I<sup>2</sup>C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 4.	Control	register:	Write-	-channel	selection:	: Read-	–channel	status
----------	---------	-----------	--------	----------	------------	---------	----------	--------

B7	В6	В5	В4	В3	B2	B1	В0	Command
X	Х	Х	Х	Х	X	X	0	channel 0 disabled
^	^	٨	^	٨	^	^	1	channel 0 enabled
X	Х	Х	Х	Х	Х	0	X	channel 1 disabled
^	^	٨	^	٨	^	1		channel 1 enabled
Х	Х	Х	Х	Х	0	X	Х	channel 2 disabled
^	^	٨	^	٨	1		^	channel 2 enabled
X	Х	Х	Х	0	X	X	Х	channel 3 disabled
^	^	^	^	1		^	^	channel 3 enabled
X	Х	Х	0	X	X	Х	Х	channel 4 disabled
^	^	^	1		^	^	^	channel 4 enabled
X	Х	0	X	Х	X	X	Х	channel 5 disabled
^	^	1		^	^	^	^	channel 5 enabled
X	0	_ X	Х	Х	Х	Х	Х	channel 6 disabled
^	1		^	۸	^	^	^	channel 6 enabled
0	X	Х	Х	Х	Х	Х	Х	channel 7 disabled
1	^	^	^	^	^	^	^	channel 7 enabled

**Remark:** Multiple channels can be enabled at the same time. Example: B7 = 0, B6 = 1, B5 = 0, B4 = 0, B3 = 1, B2 = 1, B1 = 0, B0 = 0, means that channels 7, 5, 4, 1 and 0 are disabled and channels 6, 3, and 2 are enabled. Care should be taken not to exceed the maximum bus capacitance. Default condition is all zeroes.

### 6.3 **RESET** input

The  $\overline{\text{RESET}}$  input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of  $t_{\text{W(rst)L}}$ , the PCA9548A will reset its register and I<sup>2</sup>C-bus state machine and will deselect all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{DD}$  through a pull-up resistor.

#### 6.4 Power-on reset

When power is applied to  $V_{DD}$ , an internal Power-On Reset (POR) holds the PCA9548A in a reset condition until  $V_{DD}$  has reached  $V_{POR}$ . At this point, the reset condition is released and the PCA9548A register and I<sup>2</sup>C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter,  $V_{DD}$  must be lowered below 0.2 V to reset the device.

8-channel I<sup>2</sup>C-bus switch with reset

# 6.5 Voltage translation

The pass gate transistors of the PCA9548A are constructed such that the V<sub>DD</sub> voltage can be used to limit the maximum voltage that will be passed from one I<sup>2</sup>C-bus to another.




Figure 7 shows the voltage characteristics of the pass gate transistors (note that the PCA9548A is only tested at the points specified in Section 10 "Static characteristics" of this data sheet). In order for the PCA9548A to act as a voltage translator, the  $V_{o(sw)}$  voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then  $V_{o(sw)}$  should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 7, we see that  $V_{o(sw)(max)}$  will be at 2.7 V when the PCA9548A supply voltage is 3.5 V or lower, so the PCA9548A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 14).

More Information can be found in Application Note *AN262: PCA954X family of I<sup>2</sup>C/SMBus multiplexers and switches*.


8-channel I2C-bus switch with reset

# 7. Characteristics of the I<sup>2</sup>C-bus

The  $I^2C$ -bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.


#### 7.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 8).



#### 7.2 START and STOP conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 9).



## 7.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see <u>Figure 10</u>).

8-channel I<sup>2</sup>C-bus switch with reset




### 7.4 Acknowledge

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; setup and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




8-channel I<sup>2</sup>C-bus switch with reset

### 7.5 Bus transactions

Data is transmitted to the PCA9548A control register using the Write mode as shown in Figure 12.




Data is read from PCA9548A using the Read mode as shown in Figure 13.



## 8-channel I<sup>2</sup>C-bus switch with reset

# 8. Application design-in information



8-channel I<sup>2</sup>C-bus switch with reset

# 9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS}$  (ground = 0 V).[1]

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+7.0	V
$V_{I}$	input voltage		-0.5	+7.0	V
I	input current		-	±20	mA
$I_{O}$	output current		-	±25	mA
$I_{DD}$	supply current		-	±100	mA
$I_{SS}$	ground supply current		-	±100	mA
$P_{tot}$	total power dissipation		-	400	mW
T <sub>stg</sub>	storage temperature		-60	+150	°C
$T_{amb}$	ambient temperature	operating	-40	+85	°C

<sup>[1]</sup> The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 °C.

8-channel I<sup>2</sup>C-bus switch with reset

# 10. Static characteristics

Table 6. DC characteristics

 $V_{DD}$  = 2.3 V to 3.6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified. See <u>Table 7 on page 15</u> for  $V_{DD}$  = 4.5 V to 5.5 V.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply						
$V_{DD}$	supply voltage		2.3	-	3.6	V
$I_{DD}$	supply current	operating mode; $V_{DD}$ = 3.6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	-	30	50	μΑ
I <sub>stb</sub>	standby current	standby mode; $V_{DD}$ = 3.6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$	-	0.1	1	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[2] _	1.6	2.1	V
Input SCI	_; input/output SDA					
$V_{IL}$	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	$V_{OL} = 0.4 V$	3	6	-	mΑ
		V <sub>OL</sub> = 0.6 V	6	9	-	mΑ
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
C <sub>i</sub>	input capacitance	$V_I = V_{SS}$	-	15	21	pF
Select inp	outs A0 to A2, RESET					
$V_{IL}$	LOW-level input voltage		-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage		$0.7V_{DD}$	-	$V_{DD} + 0.5$	V
ILI	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-1	-	+1	μΑ
C <sub>i</sub>	input capacitance	$V_I = V_{SS}$	-	2	5	pF
Pass gate	)					
R <sub>on</sub>	ON-state resistance	$V_{DD} = 3.0 \text{ V to } 3.6 \text{ V}; V_{O} = 0.4 \text{ V};$ $I_{O} = 15 \text{ mA}$	5	11	30	Ω
		$V_{DD}$ = 2.3 V to 2.7 V; $V_{O}$ = 0.4 V; $I_{O}$ = 10 mA	7	16	55	Ω
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 3.3 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.9	-	V
		$V_{i(sw)} = V_{DD} = 3.0 \text{ V to } 3.6 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	1.6	-	2.8	V
		$V_{i(sw)} = V_{DD} = 2.5 \text{ V}; I_{o(sw)} = -100 \mu\text{A}$	-	1.5	-	V
		$V_{i(sw)} = V_{DD} = 2.3 \text{ V to } 2.7 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$	1.1	-	2.0	V
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	-	+1	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$	-	3	5	pF

<sup>[1]</sup> For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

<sup>[2]</sup>  $V_{DD}$  must be lowered to 0.2 V in order to reset part.

8-channel I<sup>2</sup>C-bus switch with reset

Table 7. DC characteristics

 $V_{DD}$  = 4.5 V to 5.5 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified. See <u>Table 6 on page 14</u> for  $V_{DD}$  = 2.3 V to 3.6 V.[1]

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
$V_{DD}$	supply voltage			4.5	-	5.5	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 5.5 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz		-	65	100	μΑ
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 5.5 \text{ V}$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$		-	0.2	1	μΑ
$V_{POR}$	power-on reset voltage	no load; $V_I = V_{DD}$ or $V_{SS}$	[2]	-	1.7	2.1	V
Input SCL	.; input/output SDA						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	6	V
I <sub>OL</sub>	LOW-level output current	V <sub>OL</sub> = 0.4 V		3	-	-	mA
		V <sub>OL</sub> = 0.6 V		6	-	-	mA
I <sub>IL</sub>	LOW-level input current	$V_I = V_{SS}$		-1	-	1	μΑ
I <sub>IH</sub>	HIGH-level input current	$V_I = V_{DD}$		-1	-	1	μΑ
$C_{i}$	input capacitance	$V_I = V_{SS}$		-	15	21	pF
Select inp	outs A0 to A2, RESET						
$V_{IL}$	LOW-level input voltage			-0.5	-	$+0.3V_{DD}$	V
$V_{IH}$	HIGH-level input voltage			$0.7V_{DD}$	-	$V_{DD} + 0.5$	V
ILI	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>		-1	-	+1	μΑ
Ci	input capacitance	$V_I = V_{SS}$		-	2	5	pF
Pass gate	)						
R <sub>on</sub>	ON-state resistance	$V_{DD}$ = 4.5 V to 5.5 V; $V_{O}$ = 0.4 V; $I_{O}$ = 15 mA		4	9	24	Ω
$V_{o(sw)}$	switch output voltage	$V_{i(sw)} = V_{DD} = 5.0 \text{ V};$ $I_{o(sw)} = -100  \mu\text{A}$		-	3.6	-	V
		$\begin{split} V_{i(sw)} &= V_{DD} = 4.5 \text{ V to } 5.5 \text{ V}; \\ I_{o(sw)} &= -100  \mu\text{A} \end{split}$		2.6	-	4.5	V
IL	leakage current	$V_I = V_{DD}$ or $V_{SS}$		-1	-	+1	μΑ
C <sub>io</sub>	input/output capacitance	$V_I = V_{SS}$		-	3	5	pF

<sup>[1]</sup> For operation between published voltage ranges, refer to the worst-case parameter in both ranges.

<sup>[2]</sup> V<sub>DD</sub> must be lowered to 0.2 V in order to reset part.

8-channel I<sup>2</sup>C-bus switch with reset

# 11. Dynamic characteristics

Table 8. Dynamic characteristics

Symbol	Parameter	Conditions	Standar I <sup>2</sup> C-	d-mode bus	Fast-mode I <sup>2</sup>	Unit		
				Min	Max	Min	Max	
t <sub>PD</sub>	propagation delay	from SDA to SDn, or SCL to SCn		-	0.3[1]	-	0.3[1]	ns
f <sub>SCL</sub>	SCL clock frequency			0	100	0	400	kHz
t <sub>BUF</sub>	bus free time between a STOP and START condition			4.7	-	1.3	-	μs
t <sub>HD;STA</sub>	hold time (repeated) START condition		<u>[2]</u>	4.0	-	0.6	-	μs
$t_{LOW}$	LOW period of the SCL clock			4.7	-	1.3	-	μs
t <sub>HIGH</sub>	HIGH period of the SCL clock			4.0	-	0.6	-	μs
t <sub>SU;STA</sub>	set-up time for a repeated START condition			4.7	-	0.6	-	μs
t <sub>SU;STO</sub>	set-up time for STOP condition			4.0	-	0.6	-	μs
$t_{\text{HD};\text{DAT}}$	data hold time			0[3]	3.45	0 <u>[3]</u>	0.9	μs
t <sub>SU;DAT</sub>	data set-up time			250	-	100	-	ns
t <sub>r</sub>	rise time of both SDA and SCL signals			-	1000	20 + 0.1C <sub>b</sub> [4]	300	ns
t <sub>f</sub>	fall time of both SDA and SCL signals			-	300	$20 + 0.1C_{b}$	300	μs
C <sub>b</sub>	capacitive load for each bus line			-	400	-	400	μs
t <sub>SP</sub>	pulse width of spikes that must be suppressed by the input filter			-	50	-	50	ns
$t_{VD;DAT}$	data valid time	HIGH-to-LOW	<u>[5]</u>	-	1	-	1	μs
		LOW-to-HIGH	<u>[5]</u>	-	0.6	-	0.6	μs
t <sub>VD;ACK</sub>	data valid acknowledge time			-	1	-	1	μs
RESET								
t <sub>w(rst)L</sub>	LOW-level reset time			4	-	4	-	ns
t <sub>rst</sub>	reset time	SDA clear		500	-	500	-	ns
t <sub>REC;STA</sub>	recovery time to START condition			0	-	0	-	ns

<sup>[1]</sup> Pass gate propagation delay is calculated from the 20  $\Omega$  typical R<sub>on</sub> and the 15 pF load capacitance.


<sup>[2]</sup> After this period, the first clock pulse is generated.


<sup>[3]</sup> A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH(min)</sub> of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


<sup>[4]</sup>  $C_b = total$  capacitance of one bus line in pF.

<sup>[5]</sup> Measurements taken with 1  $k\Omega$  pull-up resistor and 50 pF load.

# 8-channel I<sup>2</sup>C-bus switch with reset








8-channel I<sup>2</sup>C-bus switch with reset

# 12. Package outline

### SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



# Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014

0.009

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT137-1	075E05	MS-013			<del>-99-12-27</del> 03-02-19

0.394

Fig 18. Package outline SOT137-1 (SO24)

0.004


0.089

0.039

0.016

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1



				,		-,												
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	7.9 7.7	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT355-1		MO-153			<del>99-12-27</del> 03-02-19
301333-1		IVIO-153			03

Fig 19. Package outline SOT355-1 (TSSOP24)

PCA9548A\_2

HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body  $4 \times 4 \times 0.85 \text{ mm}$ 

SOT616-1




Fig 20. Package outline SOT616-1 (HVQFN24)

8-channel I<sup>2</sup>C-bus switch with reset

# 13. Soldering

## 13.1 Introduction to soldering surface mount packages

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 13.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow temperatures range from 215 °C to 260 °C depending on solder paste material. The peak top-surface temperature of the packages should be kept below:

Table 9. SnPb eutectic process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm <sup>3</sup> < 350	Volume mm³ ≥ 350
< 2.5 mm	240 °C + 0/–5 °C	225 °C + 0/–5 °C
≥ 2.5 mm	225 °C + 0/–5 °C	225 °C + 0/–5 °C

Table 10. Pb-free process - package peak reflow temperatures (from *J-STD-020C* July 2004)

Package thickness	Volume mm <sup>3</sup> < 350	Volume mm <sup>3</sup> 350 to 2000	Volume mm <sup>3</sup> > 2000
< 1.6 mm	260 °C + 0 °C	260 °C + 0 °C	260 °C + 0 °C
1.6 mm to 2.5 mm	260 °C + 0 °C	250 °C + 0 °C	245 °C + 0 °C
≥ 2.5 mm	250 °C + 0 °C	245 °C + 0 °C	245 °C + 0 °C

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

#### 13.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):

PCA9548A\_2

8-channel I<sup>2</sup>C-bus switch with reset

- larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 13.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300\,^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270  $^{\circ}$ C and 320  $^{\circ}$ C.

#### 13.5 Package related soldering information

Table 11. Suitability of surface mount IC packages for wave and reflow soldering methods

Wave Reflow <sup>[2]</sup> BGA, HTSSONT <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>[3]</sup> , TFBGA, VFBGA, XSON  DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS  PLCC <sup>[5]</sup> , SO, SOJ suitable suitable  LQFP, QFP, TQFP not recommended <sup>[5][6]</sup> suitable  SSOP, TSSOP, VSO, VSSOP not recommended <sup>[7]</sup> suitable			
BGA, HTSSONT[3], LBGA, LFBGA, SQFP, SSOPT[3], TFBGA, VFBGA, XSON  DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS  PLCC[5], SO, SOJ  suitable  suitable  suitable  suitable  suitable  SSOP, TSSOP, VSO, VSSOP  not recommended[5][6] suitable	Package <sup>[1]</sup>	Soldering method	
SSOP.T3, TFBGA, VFBGA, XSON  DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS  PLCC5, SO, SOJ suitable suitable  LQFP, QFP, TQFP not recommended suitable  SSOP, TSSOP, VSO, VSSOP not recommended suitable		Wave	Reflow[2]
HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS  PLCC[5], SO, SOJ suitable suitable  LQFP, QFP, TQFP not recommended[5][6] suitable  SSOP, TSSOP, VSO, VSSOP not recommended[7] suitable	BGA, HTSSONT <sup>[3]</sup> , LBGA, LFBGA, SQFP, SSOPT <sup>[3]</sup> , TFBGA, VFBGA, XSON	not suitable	suitable
LQFP, QFP, TQFP not recommended suitable SSOP, TSSOP, VSO, VSSOP not recommended suitable suitable	DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>[4]</sup>	suitable
SSOP, TSSOP, VSO, VSSOP not recommended suitable	PLCC[5], SO, SOJ	suitable	suitable
	LQFP, QFP, TQFP	not recommended[5][6]	suitable
CWQCCNL[8], PMFP[9], WQCCNL[8] not suitable not suitable	SSOP, TSSOP, VSO, VSSOP	not recommended[7]	suitable
	CWQCCNL[8], PMFP[9], WQCCNL[8]	not suitable	not suitable

<sup>[1]</sup> For more detailed information on the BGA packages refer to the (LF)BGA Application Note (AN01026); order a copy from your Philips Semiconductors sales office.

<sup>[2]</sup> All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods.

## 8-channel I<sup>2</sup>C-bus switch with reset

- [3] These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- [4] These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- [5] If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- [6] Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- [7] Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- [8] Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- [9] Hot bar soldering or manual soldering is suitable for PMFP packages.

### 14. Abbreviations

Table 12. Abbreviations

Acronym	Description
CDM	Charged Device Model
ESD	ElectroStatic Discharge
HBM	Human Body Model
IC	Integrated Circuit
I <sup>2</sup> C-bus	Inter-Integrated Circuit bus
I/O	Input/Output
LSB	Least Significant Bit
MM	Machine Model
MSB	Most Significant Bit
PCB	Printed-Circuit Board
POR	Power-On Reset
SMBus	System Management Bus

# 15. Revision history

Table 13. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PCA9548_2 (9397 750 14726)	20060925	Product data sheet	-	PCA9548A_1
Modifications:	<ul><li>Section 6.3 "</li><li>Table 5 "Limi</li></ul>	l) Section 4. "Marking" to Section 1. "RESET input", second sentending values", Table note 1: chapted texceed 125 °C."	ce: changed symbol	"t <sub>WL</sub> " to "t <sub>w(rst)L</sub> "
	• Figure 16 "De	efinition of RESET timing" mod	dified (removed LED	x signal)
PCA9548A_1 (9397 750 13297)	20050415	Product data sheet	-	-

PCA9548A\_2

#### 8-channel I2C-bus switch with reset

# 16. Legal information

#### 16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.semiconductors.philips.com">http://www.semiconductors.philips.com</a>.

### 16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 16.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected

to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.semiconductors.philips.com/profile/terms">http://www.semiconductors.philips.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I<sup>2</sup>C-bus — logo is a trademark of Koninklijke Philips Electronics N.V.

#### 17. Contact information


For additional information, please visit: http://www.semiconductors.philips.com

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

## 8-channel I<sup>2</sup>C-bus switch with reset

# 18. Contents

1	General description	. 1
2	Features	. 1
3	Ordering information	. 2
3.1	Ordering options	. 2
4	Block diagram	. 3
5	Pinning information	. 4
5.1	Pinning	
5.2	Pin description	. 5
6	Functional description	. 6
6.1	Device address	
6.2	Control register	
6.2.1	Control register definition	
6.3	RESET input	
6.4 6.5	Power-on reset	
0.5 <b>7</b>	Characteristics of the I <sup>2</sup> C-bus	
<i>t</i> 7.1		
7.1 7.2	Bit transfer	
7.2 7.3	System configuration	
7.3 7.4	Acknowledge	
7.5	Bus transactions	11
8	Application design-in information	12
9	Limiting values	13
10	Static characteristics	14
11	Dynamic characteristics	16
12	Package outline	18
13	Soldering	21
13.1	•	
	Introduction to soldering surface mount	
	Introduction to soldering surface mount packages	21
13.2		
13.3	packages	21 21
13.3 13.4	packages Reflow soldering Wave soldering Manual soldering	21 21 22
13.3 13.4 13.5	packages Reflow soldering Wave soldering Manual soldering Package related soldering information	21 21 22 22
13.3 13.4	packages	21 21 22 22 <b>23</b>
13.3 13.4 13.5	packages Reflow soldering Wave soldering Manual soldering Package related soldering information	21 21 22 22 <b>23</b>
13.3 13.4 13.5 <b>14</b>	packages	21 22 22 23 23
13.3 13.4 13.5 <b>14</b>	packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history	21 22 22 23 23
13.3 13.4 13.5 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2	packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history Legal information Data sheet status Definitions	21 21 22 23 23 24 24 24
13.3 13.4 13.5 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2 16.3	packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers	21 22 22 23 23 24 24 24
13.3 13.4 13.5 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2 16.3 16.4	packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers Trademarks	21 21 22 23 23 24 24 24 24 24
13.3 13.4 13.5 <b>14</b> <b>15</b> <b>16</b> 16.1 16.2 16.3	packages Reflow soldering Wave soldering Manual soldering Package related soldering information Abbreviations Revision history Legal information Data sheet status Definitions Disclaimers	21 21 22 23 23 24 24 24 24 24 24 24





### © Koninklijke Philips Electronics N.V. 2006. All rights reserved.

Date of release: 25 September 2006

Document identifier: PCA9548A\_2